In the following truth table, V = 1 if and only if the input is valid. What function does the truth table represent?
Topic-wise GATE CS PYQs with verified steps
GATE CSE 2013 · Q5
Time

Select one answerSingle correct
Solution
Official answer: A) Priority encoder
Combinational and Sequential CircuitsAnalyzing the truth table:
The input bits are , with having the highest priority down to .
When , regardless of lower inputs (), the output is .
When and (), the output is .
When and (), the output is .
When and (), the output is .
When all inputs are 0 (), , indicating an invalid input.
This behavior matches a 4-to-2 priority encoder, where higher index inputs take precedence over lower index inputs, and a valid bit is asserted when at least one input is active.
Therefore, the correct option is A.
Try the question first, then check your work.
Examiner trap
Notice that don't-care conditions () appear on lower-order input bits when higher-order bits are active.
This Combinational and Sequential Circuits previous year question is Q5 of the GATE CSE 2013 paper. Find more GATE CSE PYQs on Combinational and Sequential Circuits in Digital Logic, or browse all GATE CSE PYQs.
Free diagnostic
Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Combinational and Sequential Circuits PYQs now with no account.
An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.
Combinational and Sequential Circuits has 32 GATE CSE PYQs across 22 papers from 2011 to 2026. 8 of them are 1-mark MCQs like this one, and it is the only one in GATE CSE 2013.
How GATE tests Combinational and Sequential CircuitsIndependent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.