GATE CSE Number Representation and Arithmetic PYQs
Number representation and arithmetic in GATE CS tests a student's precise understanding of positional number systems, fixed-point signed representations (2's co… Read the guide
- Questions
- 33
- Asked
- since 2012
- Total marks
- 39
- Marks / paper
- 1.5
33 GATE CSE Number Representation and Arithmetic PYQs with solutions, from Digital Logic. Browse all GATE CSE PYQs.
Questions
Every official paper that asked this topic, newest first.
- GATE CSE 2026 Set 1 · Q22Consider the 8-bit signed integers and represented using the sign-magnitude form. The binary representations of and are as follows: Which of the following operations to compute result(s) in an arithmetic overflow?MSQ1 markMediumSolve
- GATE CSE 2026 Set 1 · Q36Consider the real valued variables , and represented using the IEEE 754 single-precision floating-point format. The binary representations of and in hexadecimal notation are as follows: Let . Which one of the…MCQ2 marksMediumSolve
- GATE CSE 2026 Set 2 · Q28In a system, numbers are represented using 4-bit two's complement form. Consider four numbers , , and in the system. Which of the following operations will result in arithmetic overflow?MSQ1 markEasySolve
- GATE CSE 2026 Set 2 · Q34The 32-bit IEEE 754 single precision representation of a number is 0xC2710000. The number in decimal representation is __________. (rounded off to two decimal places)NAT1 markMediumSolve
- GATE CSE 2025 Set 1 · Q25The number can be represented as 1010 in 4-bit 2's complement representation. Which of the following is/are CORRECT 2's complement representation(s) of ?MSQ1 markEasySolve
- GATE CSE 2025 Set 2 · Q49Three floating point numbers and are stored in three registers and , respectively in IEEE 754 single precision format as given below in hexadecimal: and Which…MSQ2 marksMediumSolve
- GATE CSE 2024 Set 1 · Q13Consider a system that uses 5 bits for representing signed integers in 2’s complement format. In this system, two integers and are represented as and . Which one of the following operations will result in either an arithmetic overflow or an arithmetic underflow?MCQ1 markEasySolve
- GATE CSE 2024 Set 2 · Q14The format of a single-precision floating-point number as per the IEEE 754 standard is: Choose the largest floating-point number among the following options.MCQ1 markEasyDiagramSolve
- GATE CSE 2024 Set 2 · Q49Which of the following is/are EQUAL to 224 in radix-5 (, base-5) notation?MSQ2 marksEasySolve
- GATE CSE 2023 · Q32A particular number is written as in radix-4 representation. The same number in radix-5 representation is __________.NAT1 markEasySolve
- GATE CSE 2023 · Q45Consider the IEEE-754 single precision floating point numbers and . Which one of the following corresponds to the product of these numbers (i.e., ), represented in the IEEE-754 single precision format?MCQ2 marksMediumSolve
- GATE CSE 2022 · Q18Let R1 and R2 be two 4-bit registers that store numbers in 2's complement form. For the operation R1+R2, which one of the following values of R1 and R2 gives an arithmetic overflow?MCQ1 markEasySolve
- GATE CSE 2022 · Q41Consider three floating point numbers , and stored in registers , and , respectively as per IEEE-754 single precision floating point format. The 32-bit content stored in these registers (in hexadecimal form) are as follows. Which one of…MCQ2 marksMediumDiagramSolve
- GATE CSE 2021 Set 1 · Q6Let the representation of a number in base 3 be 210. What is the hexadecimal representation of the number?MCQ1 markEasySolve
- GATE CSE 2021 Set 1 · Q24Consider the following representation of a number in IEEE 754 single-precision floating point format with a bias of 127. Here , and denote the sign, exponent and fraction components of the floating point representation. The decimal…NAT1 markEasySolve
- GATE CSE 2021 Set 2 · Q4The format of the single-precision floating-point representation of a real number as per the IEEE 754 standard is as follows: Which one of the following choices is correct with respect to the normalized positive number represented using the standard?MCQ1 markEasyDiagramSolve
- GATE CSE 2021 Set 2 · Q18If and are two decimal digits and , the decimal value of is ________.NAT1 markEasySolve
- GATE CSE 2019 · Q4In 16-bit 2's complement representation, the decimal number is:MCQ1 markEasySolve
- GATE CSE 2019 · Q8Consider , where , and are all in sign-magnitude form. and are each represented in bits. To avoid overflow, the representation of would require a minimum of:MCQ1 markEasySolve
- GATE CSE 2017 Set 1 · Q7The -bit fixed-point representation of an unsigned real number uses bits for the fraction part. Let . The range of decimal values for in this representation isMCQ1 markMediumSolve
- GATE CSE 2017 Set 1 · Q9When two 8-bit numbers and in 2's complement representation (with and as the least significant bits) are added using a ripple-carry adder, the sum bits obtained are and the carry bits are . An overflow is said to have occurred ifMCQ1 markEasySolve
- GATE CSE 2017 Set 2 · Q1The representation of the value of a 16-bit unsigned integer in hexadecimal number system is BCA9. The representation of the value of in octal number system isMCQ1 markEasySolve
- GATE CSE 2017 Set 2 · Q12Given the following binary number in 32-bit (single precision) IEEE-754 format: 00111110011011010000000000000000 The decimal value closest to this floating-point number isMCQ1 markMediumSolve
- GATE CSE 2017 Set 2 · Q24Consider a quadratic equation with coefficients in a base . The solutions of this equation in the same base are and . Then ________.NAT1 markEasySolve
- GATE CSE 2016 Set 1 · Q7The 16-bit 2's complement representation of an integer is 1111 1111 1111 0101; its decimal representation is _________ .NAT1 markEasySolve
- GATE CSE 2016 Set 2 · Q7Consider an eight-bit ripple-carry adder for computing the sum of and , where and are integers represented in 2’s complement form. If the decimal value of is one, the decimal value of that leads to the longest latency for the sum to stabilize is __________.NAT1 markMediumSolve
- GATE CSE 2016 Set 2 · Q9Let be the number of distinct 16-bit integers in 2’s complement representation. Let be the number of distinct 16-bit integers in sign magnitude representation. Then is __________.NAT1 markEasySolve
- GATE CSE 2015 Set 3 · Q35Consider the equation where and are unknown. The number of possible solutions is _________NAT1 markEasySolve
- GATE CSE 2014 Set 1 · Q8The base (or radix) of the number system such that the following equation holds is __________. NAT1 markEasySolve
- GATE CSE 2014 Set 2 · Q8Consider the equation with and as unknown. The number of possible solutions is ________.NAT1 markMediumSolve
- GATE CSE 2014 Set 2 · Q45The value of a
floattype variable is represented using the single-precision 32-bit floating point format of IEEE-754 standard that uses 1 bit for sign, 8 bits for biased exponent and 23 bits for mantissa. Afloattype variable is assigned the decimal value of . The…MCQ2 marksMediumSolve - GATE CSE 2013 · Q4The smallest integer that can be represented by an 8-bit number in 2's complement form isMCQ1 markEasySolve
- GATE CSE 2012 · Q7The decimal value 0.5 in IEEE single precision floating point representation hasMCQ1 markMediumSolve
What GATE tests in Number Representation and Arithmetic
Concepts, patterns, formulas and traps distilled from past papers.
Number representation and arithmetic in GATE CS tests a student's precise understanding of positional number systems, fixed-point signed representations (2's complement, 1's complement, sign-magnitude), and IEEE 754 floating-point standards. Questions consistently balance direct conversions, range and boundary condition calculations, and arithmetic overflow detection across single and multi-register operations. Recent years exhibit a marked transition toward testing multi-register algebraic relationships and MSQ-based overflow condition checking.
Core concepts
- IEEE 754 single precision format: sign, biased exponent (bias 127), implicit leading bit, fractional mantissa
- Special IEEE 754 cases: subnormal numbers (E=0, F≠ 0), zeros (E=0, F=0), infinities and NaNs (E=255)
- Floating-point register operations: multiplication (eres = e1 + e2, mantissa multiplication) and addition/subtraction
- 2's complement representation, sign extension, and negation
- Sign-magnitude representation and its dual representation of zero (X - Y = 1 distinct integers)
- Arithmetic overflow conditions in 2's complement and sign-magnitude additions/subtractions
- Ripple-carry adder latency: worst-case carry generation and carry propagation conditions
- Fixed-point fractional representations and resolution (2-f step size)
- Base/radix conversions (binary, octal, decimal, hexadecimal, arbitrary radix) and radix algebraic constraints
- Positional radix representation and fractional base expansions
- Base-to-base conversion techniques
- 2's complement signed integer representation and sign extension
- IEEE 754 single-precision format (sign, 8-bit biased exponent with bias 127, 23-bit mantissa with implicit leading 1)
- Floating-point addition, exponent alignment, and re-normalization
- IEEE 754 Single-Precision (32-bit) Format Partitioning: 1 sign bit, 8 exponent bits, 23 mantissa bits
- Exponent Biasing (E = exponent + 127 for single precision)
- Implicit Leading Bit (Hidden bit 1.M for normalized numbers)
- Special Encodings: Reserved exponent E = 255 with M ≠ 0 representing NaN, and E = 255 with M = 0 representing ±∞
- 2's complement representation
- Sign extension to fixed bit-width (e.g., 16-bit)
- Decimal to binary conversion of signed integers
- 1's complement bit inversion followed by adding 1
Recurring question patterns
IEEE 754 Single-Precision Encoding and Decoding
Commonmixed1 marks2026, 2021, 2017, 2014Direct conversion between decimal values and 32-bit IEEE 754 representation (or its 8-digit hexadecimal notation), requiring decomposition into 1-bit sign, 8-bit biased exponent (bias 127), and 23-bit fractional mantissa with an implicit leading 1.
Floating-Point Register Arithmetic and Algebraic Verification
Commonmixed2 marks2025, 2023, 2022Given two or three IEEE 754 single-precision numbers stored in hexadecimal registers, compute their product, sum, or evaluate which linear/algebraic equations among them hold true.
Signed Integer Arithmetic and Overflow Detection
Commonmixed1 marks2026, 2024, 2022, 2017Given binary representations of numbers in 2's complement or sign-magnitude format with bits, determine which operations (addition/subtraction/multiplication) lead to overflow by comparing results against representable range or .
Radix Equations and Unknown Base Solutions
CommonNAT1 marks2021, 2017, 2015, 2014Solve for unknown digits or base variables in equations like or polynomial root equations , enforcing the constraint that every digit must satisfy .
Range and Boundary Characteristics of Number Systems
CommonMCQ1 marks2021, 2019, 2017, 2016Determining minimum/maximum representable values, total number of distinct representations (e.g. comparing 2's complement vs sign-magnitude due to dual zero), bit-width needed to avoid overflow, or smallest normalized floating-point numbers.
Adder Latency and Worst-Case Carry Propagation
RareNAT1 marks2016Analyzing ripple-carry adder carry generation () and carry propagation () conditions to maximize the propagation delay path across bits.
Unknown Radix Equation Solving
OccasionalNAT1 marks2014An algebraic equation containing numbers written in an unknown base is given; the candidate must set up a polynomial in and solve for the integer base satisfying .
Direct Base-to-Base Radix Conversion
OccasionalNAT1 marks2023A number in base is given and must be converted to base , typically by routing through base 10 using polynomial evaluation followed by successive division.
2's Complement Sign Extension and Bit-Width Expansion
OccasionalMSQ1 marks2025Given an -bit 2's complement integer, determine its valid representation in wider bit widths (, ) by replicating the most significant bit (sign bit).
IEEE 754 Floating-Point Arithmetic and Encoding
OccasionalMCQ2 marks2026Given two real numbers encoded in 32-bit single-precision IEEE 754 hexadecimal notation, decode the sign, biased exponent, and mantissa, align binary points, perform arithmetic (addition/subtraction), and re-encode to hex.
Identification of Extreme or Specific IEEE 754 Values
RareMCQ1 marks2024Candidates are given bit patterns across the sign, exponent, and mantissa fields (or standard diagrammatic formats) and are asked to determine the largest, smallest, or special-case value (e.g., distinguishing the largest finite number from NaN or Infinity).
Signed Fixed-Width 2's Complement Representation
CommonMCQ1 marks2019Given a negative decimal integer, find its exact binary bit-string representation in an -bit (e.g., 16-bit) 2's complement system.
Formulas GATE uses
IEEE 754 Normalized Single-Precision Value
Decoding a 32-bit IEEE 754 floating point number with sign bit , 8-bit biased exponent , and 23-bit fraction .
Smallest Normalized Positive IEEE 754 Number
Finding the boundary value for normalized numbers where and .
2's Complement Representable Range
Determining the minimum and maximum representable signed integers with bits in 2's complement.
Sign-Magnitude Representable Range
Determining the range of -bit sign-magnitude numbers with two representations for zero ().
2's Complement Arithmetic Overflow Boolean Condition
Detecting overflow in -bit 2's complement addition of operands and resulting in sum .
Unsigned Fixed-Point Range
Finding the decimal range of an -bit unsigned number with integer bits and fractional bits ().
Radix Polynomial Expansion
Converting arbitrary base- numbers to base 10 under the constraint .
Positional Number System Expansion
Used when converting a number with integer and fractional digits from base to base 10 or when setting up algebraic equations with an unknown radix.
IEEE 754 Single-Precision Normal Value
Used when decoding 32-bit floating-point numbers into their real values and re-encoding significand and exponent results.
Sign Extension Rule
Used when expanding an -bit 2's complement representation with sign bit to a larger bit-width .
Normalized IEEE 754 Single-Precision Value
Used to compute the real decimal value of a normalized 32-bit single-precision floating-point number where .
Maximum Finite Normalized Value
Used to identify the largest positive finite representable floating-point number under IEEE 754 single precision ().
2's Complement Conversion
Used to represent a negative integer in an -bit signed 2's complement format.
Examiner traps in Number Representation and Arithmetic
- Forgetting the implicit leading 1 in IEEE 754 normalized numbers when decoding mantissa (1.F)2.
- Forgetting to check the digit validity constraint (each digit must be strictly less than the base, di < base) when counting solutions to radix equations.
- Confusing the biased exponent E with the unbiased exponent e = E - 127.
- Assuming an exponent of all zeros is valid for normalized floating-point numbers instead of E = 1 (2-126).
- Incorrectly identifying overflow in 2's complement: subtracting a negative number is equivalent to adding a positive number and can overflow if the result exceeds 2n-1-1.
- Mixing up 2's complement range [-2n-1, 2n-1-1] with sign-magnitude range [-(2n-1-1), 2n-1-1], especially for edge cases like -2n-1.
- Discarding the constraint that base b must be strictly greater than any individual digit present in the expression (b > max(di)).
- Zero-extending signed negative numbers instead of sign-extending (e.g., prepending `1000...` or `0000...` instead of repeating the MSB `1`).
- Forgetting the implicit leading 1 in the IEEE 754 normalized significand when extracting mantissa bits.
- Incorrect bit shifting during exponent alignment before floating-point addition (shifting the wrong significand or shifting in the wrong direction).
- Mistaking an all-1s exponent (E = 255) as the largest numeric value instead of identifying it as a reserved code for NaN (when M ≠ 0) or Infinity (when M = 0).
- Forgetting the implicit leading 1 in normalized mantissa calculation, treating M directly as a standard integer or pure fraction without 1.M.
- Applying an incorrect bias (e.g., using 128 instead of 127 for 8-bit single-precision exponent bias).
- Sign-magnitude confusion: setting only the MSB to 1 while leaving the remaining bits as positive magnitude (e.g., 1000 0000 1110 0100).
- Failing to sign-extend leading ones across all high-order bits in a 16-bit negative representation.
- Stopping at 1's complement without adding 1.
How questions are asked
- Convert hexadecimal IEEE 754 floating point string to decimal value (or vice versa)
- Evaluate algebraic relations across multiple floating-point register variables (MCQ/MSQ)
- Detect arithmetic overflow in n-bit 2's complement or sign-magnitude operations (MCQ/MSQ)
- Count the number of valid (x, y) integer solutions for an inter-base equation (NAT)
- Calculate difference in distinct values representable by two signed formats (NAT)
- Find base b given quadratic roots or equivalences (NAT/MCQ)
- Determine worst-case carry latency operand for an n-bit adder (NAT)
- Solve for unknown radix from an algebraic fraction / equation
- Convert representation from base b1 to base b2
- Select valid multi-byte 2's complement representations under bit expansion
- Compute sum/difference of IEEE 754 single-precision hex values and re-encode to hex
- Given bit-field layouts in diagrams/options, identify the largest/smallest representable number
- Identify special IEEE 754 values (NaN, +Infinity, -Infinity, Denormalized)
- Convert negative decimal to n-bit 2's complement bit-string
Paper trends
Shift from basic 1-mark IEEE-754 format definitions to multi-register operations and algebraic relations among 2 or 3 hex-encoded variables.
2025, 2023, 2022, 2014, 2012
Adoption of MSQ format to test multiple arithmetic operations (sums, differences, negated additions) simultaneously for overflow.
2026, 2025, 2024
Consistent presence of integer base/radix constraint NAT questions requiring systematic enumeration of valid base/digit solutions.
2024, 2021, 2017, 2015, 2014
Earlier questions focused purely on positional number system basics and radix conversions in NAT format, while recent years have incorporated MSQ testing on signed representation nuances and 2-mark MCQs on multi-step IEEE 754 arithmetic.
2026, 2025, 2023, 2014
Direct visual/field representation testing of IEEE 754 standard single-precision formats appeared as a 1-mark foundational conceptual question.
2024
Direct, single-step conceptual conversion questions on signed binary representations are framed as 1-mark standard MCQs.
2019
Difficulty notes
Easy questions (1 mark) typically involve direct range formulas, single base conversions, decoding standard 2's complement strings, or checking overflow for simple 4-bit/5-bit pairs. Medium questions (1 or 2 marks) require multi-step algebraic operations on 2 to 3 IEEE-754 hexadecimal registers, worst-case adder propagation latency analysis, MSQ-style multi-operation overflow checks, or setting up Diophantine equations with strict radix bounds.