GateAI
Combinational and Sequential Circuits

GATE CSE 2021 Set 1 · Q28

MCQ2 marksMedium

Time

Consider a 3-bit counter, designed using T flip-flops, as shown below: Assuming the initial state of the counter given by PQR as 000, what are the next three states?

GATE CSE 2021 Set 1 Q28 diagram

Select one answerSingle correct

Pick an option to check

Solution

Step-by-step verified solution

Official answer: A) 011, 101, 000

Combinational and Sequential Circuits

From the circuit diagram, the inputs to the three T flip-flops are given by:

  • TP=RT_P = R

  • TQ=P′T_Q = P^{\prime}

  • TR=Q′T_R = Q^{\prime}

The next state of a T flip-flop is determined by the characteristic equation:

Qnext=Q⊕TQ_{next} = Q \oplus T

Given the initial state (P,Q,R)=(0,0,0)(P, Q, R) = (0, 0, 0):

  1. Clock Pulse 1:

    • Inputs: TP=R=0T_P = R = 0, TQ=P′=1T_Q = P^{\prime} = 1, TR=Q′=1T_R = Q^{\prime} = 1

    • Next state:

      Pnext=0⊕0=0P_{next} = 0 \oplus 0 = 0
      Qnext=0⊕1=1Q_{next} = 0 \oplus 1 = 1
      Rnext=0⊕1=1R_{next} = 0 \oplus 1 = 1
    • State becomes 011011.

  2. Clock Pulse 2:

    • Inputs: TP=R=1T_P = R = 1, TQ=P′=1T_Q = P^{\prime} = 1, TR=Q′=0T_R = Q^{\prime} = 0

    • Next state:

      Pnext=0⊕1=1P_{next} = 0 \oplus 1 = 1
      Qnext=1⊕1=0Q_{next} = 1 \oplus 1 = 0
      Rnext=1⊕0=1R_{next} = 1 \oplus 0 = 1
    • State becomes 101101.

  3. Clock Pulse 3:

    • Inputs: TP=R=1T_P = R = 1, TQ=P′=0T_Q = P^{\prime} = 0, TR=Q′=1T_R = Q^{\prime} = 1

    • Next state:

      Pnext=1⊕1=0P_{next} = 1 \oplus 1 = 0
      Qnext=0⊕0=0Q_{next} = 0 \oplus 0 = 0
      Rnext=1⊕1=0R_{next} = 1 \oplus 1 = 0
    • State becomes 000000.

Thus, the sequence of the next three states is 011, 101, 000, which corresponds to option (A).

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This Combinational and Sequential Circuits previous year question is Q28 of the GATE CSE 2021 Set 1 paper. Find more GATE CSE PYQs on Combinational and Sequential Circuits in Digital Logic, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Combinational and Sequential Circuits PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

Combinational and Sequential Circuits in GATE CSE

Combinational and Sequential Circuits has 32 GATE CSE PYQs across 22 papers from 2011 to 2026. 14 of them are 2-mark MCQs like this one, and it is the only one in GATE CSE 2021 Set 1.

How GATE tests Combinational and Sequential Circuits

More from GATE CSE 2021 Set 1

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2021 Set 1 · Q28 · MCQ

Consider a 3-bit counter, designed using T flip-flops, as shown below: Assuming the initial state of the counter given by PQR as 000, what are the next three states?

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.