GateAI
Combinational and Sequential Circuits

GATE CSE 2014 Set 1 · Q45

MCQ2 marksMedium

Time

Consider the 4-to-1 multiplexer with two select lines S1S_1 and S0S_0 given below. The minimal sum-of-products form of the Boolean expression for the output FF of the multiplexer is

GATE CSE 2014 Set 1 Q45 diagram

Select one answerSingle correct

Pick an option to check

Solution

Step-by-step verified solution

Official answer: A) PQ + Q R + P QR

Combinational and Sequential Circuits

From the multiplexer diagram, the select lines are S1=PS_1 = P and S0=QS_0 = Q, and the data inputs are:

  • I0=0I_0 = 0

  • I1=1I_1 = 1

  • I2=RI_2 = R

  • I3=R‾I_3 = \overline{R}

The output FF of a 4-to-1 MUX is given by:

F=S1‾ S0‾ I0+S1‾ S0 I1+S1 S0‾ I2+S1 S0 I3F = \overline{S_1}\,\overline{S_0}\,I_0 + \overline{S_1}\,S_0\,I_1 + S_1\,\overline{S_0}\,I_2 + S_1\,S_0\,I_3

Substituting the inputs:

F=P‾ Q‾(0)+P‾Q(1)+PQ‾(R)+PQ(R‾)F = \overline{P}\,\overline{Q}(0) + \overline{P}Q(1) + P\overline{Q}(R) + PQ(\overline{R})
F=P‾Q+PQ‾R+PQR‾F = \overline{P}Q + P\overline{Q}R + PQ\overline{R}

To find the minimal SOP form, we can simplify using Boolean algebra or a K-map: Expand P‾Q\overline{P}Q into minterms:

P‾Q=P‾Q(R+R‾)=P‾QR+P‾QR‾\overline{P}Q = \overline{P}Q(R + \overline{R}) = \overline{P}QR + \overline{P}Q\overline{R}

Now FF contains the minterms m(2,3,5,6)m(2, 3, 5, 6) in terms of (P,Q,R)(P, Q, R):

  • m2=P‾QR‾m_2 = \overline{P}Q\overline{R}

  • m3=P‾QRm_3 = \overline{P}QR

  • m5=PQ‾Rm_5 = P\overline{Q}R

  • m6=PQR‾m_6 = PQ\overline{R}

Groupings:

  1. Grouping m2m_2 and m3m_3: P‾QR‾+P‾QR=P‾Q\overline{P}Q\overline{R} + \overline{P}QR = \overline{P}Q

  2. Grouping m2m_2 and m6m_6: P‾QR‾+PQR‾=QR‾\overline{P}Q\overline{R} + PQ\overline{R} = Q\overline{R}

  3. The essential minterm m5m_5 (PQ‾RP\overline{Q}R) cannot combine with any adjacent 1s in the K-map, so it remains PQ‾RP\overline{Q}R.

Thus, the minimal SOP expression is:

F=P‾Q+QR‾+PQ‾RF = \overline{P}Q + Q\overline{R} + P\overline{Q}R

This matches option (A).

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This Combinational and Sequential Circuits previous year question is Q45 of the GATE CSE 2014 Set 1 paper. Find more GATE CSE PYQs on Combinational and Sequential Circuits in Digital Logic, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Combinational and Sequential Circuits PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

Combinational and Sequential Circuits in GATE CSE

Combinational and Sequential Circuits has 32 GATE CSE PYQs across 22 papers from 2011 to 2026. 14 of them are 2-mark MCQs like this one, and it is the only one in GATE CSE 2014 Set 1.

How GATE tests Combinational and Sequential Circuits

More from GATE CSE 2014 Set 1

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2014 Set 1 · Q45 · MCQ

Consider the 4-to-1 multiplexer with two select lines S1 and S0 given below. The minimal sum-of-products form of the Boolean expression for the output F of the multiplexer is

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.