GateAI
Instruction Set and Addressing Modes

GATE CSE 2011 · Q21

MCQ1 markEasy

Time

Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?

Select one answerSingle correct

Pick an option to check

Solution

Step-by-step verified solution

Official answer: D) Base Indexed Addressing

Instruction Set and Addressing Modes

In the instruction LW R1, 20(R2):

  • The effective address (EA) is computed as EA=offset+[R2]=20+[R2]\text{EA} = \text{offset} + [\text{R2}] = 20 + [\text{R2}].

  • Here, a base register (or index register) content is added to a constant displacement (or index/offset) to compute the target memory address.

  • This addressing mode is known as Base Indexed Addressing (or Displacement / Base-Register Addressing).

Therefore, option (D) is the correct choice.

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This Instruction Set and Addressing Modes previous year question is Q21 of the GATE CSE 2011 paper. Find more GATE CSE PYQs on Instruction Set and Addressing Modes in Computer Organization and Architecture, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Instruction Set and Addressing Modes PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

Instruction Set and Addressing Modes in GATE CSE

Instruction Set and Addressing Modes has 19 GATE CSE PYQs across 15 papers from 2011 to 2026. 6 of them are 1-mark MCQs like this one, and it is the only one in GATE CSE 2011.

How GATE tests Instruction Set and Addressing Modes

More from GATE CSE 2011

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2011 · Q21 · MCQ

Consider a hypothetical processor with an instruction of type LW R1, 20(R2) , which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of a constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.