GateAI
Instruction Set and Addressing Modes

GATE CSE 2025 Set 1 · Q37

MCQ2 marksEasy

Time

A processor has 64 general-purpose registers and 50 distinct instruction types. An instruction is encoded in 32-bits. What is the maximum number of bits that can be used to store the immediate operand for the given instruction? ADD R1, #25 // R1 = R1 + 25

Select one answerSingle correct

Pick an option to check

Solution

Step-by-step verified solution

Official answer: B) 20

Instruction Set and Addressing Modes

To determine the maximum number of bits available for the immediate operand, we find the number of bits required for the other instruction fields:

  1. Opcode Field: The processor supports 50 distinct instruction types.

    Number of bits for opcode=⌈log⁡2(50)⌉=6 bits\text{Number of bits for opcode} = \lceil \log_2(50) \rceil = 6\text{ bits}

    (since 25=32<50≤64=262^5 = 32 < 50 \le 64 = 2^6).

  2. Register Field: The processor has 64 general-purpose registers.

    Number of bits to identify one register=log⁡2(64)=6 bits\text{Number of bits to identify one register} = \log_2(64) = 6\text{ bits}

    The instruction ADD R1, #25 specifies only one register operand (R1R1).

  3. Immediate Operand Field: The total instruction length is 32 bits. The remaining bits are used for the immediate operand:

    Immediate bits=32−(Opcode bits+Register bits)=32−(6+6)=20 bits\text{Immediate bits} = 32 - (\text{Opcode bits} + \text{Register bits}) = 32 - (6 + 6) = 20\text{ bits}

Therefore, the maximum number of bits that can be used to store the immediate operand is 20, which corresponds to option (B).

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This Instruction Set and Addressing Modes previous year question is Q37 of the GATE CSE 2025 Set 1 paper. Find more GATE CSE PYQs on Instruction Set and Addressing Modes in Computer Organization and Architecture, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Instruction Set and Addressing Modes PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

Instruction Set and Addressing Modes in GATE CSE

Instruction Set and Addressing Modes has 19 GATE CSE PYQs across 15 papers from 2011 to 2026. 3 of them are 2-mark MCQs like this one, and it is the only one in GATE CSE 2025 Set 1.

How GATE tests Instruction Set and Addressing Modes

More from GATE CSE 2025 Set 1

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2025 Set 1 · Q37 · MCQ

A processor has 64 general-purpose registers and 50 distinct instruction types. An instruction is encoded in 32-bits. What is the maximum number of bits that can be used to store the immediate operand for the given instruction? ADD R1, #25 // R1 = R1 + 25

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.