Match each addressing mode in List I with a data element or an element of a data structure (in a high-level language) in List II:
Topic-wise GATE CS PYQs with verified steps
GATE CSE 2026 Set 1 · Q14
MCQ1 markMedium
Time
Match each addressing mode in List I with a data element or an element of a data structure (in a high-level language) in List II:
Select one answerSingle correct
Pick an option to check
Solution
Step-by-step verified solution
Official answer: B) P–4, Q–2, R–1, S–3
Instruction Set and Addressing ModesLet us analyze each mapping from List I to List II:
P. Immediate Addressing: The operand value is directly specified within the instruction itself as a constant literal. This corresponds to 4. Constant.
Q. Indirect Addressing: The address field of the instruction specifies a memory location or register holding the pointer/address of the effective operand (dereferencing). This corresponds to 2. Pointer.
R. Base with Index: The effective address is obtained by adding the contents of a base register and an index register (often scaled), which is standard for accessing an 1. Element of an array.
S. Base with offset/displacement: The effective address is computed by adding a fixed constant offset to the address in a base register, which is standard for accessing a fixed field in an 3. Element of a record (struct member).
Therefore, the correct mapping is P–4, Q–2, R–1, S–3, which corresponds to Option (B).
Try the question first, then check your work.
Examiner trap
The misconception this question tests
Recall that struct members have fixed compile-time offsets from the start of a record, whereas array elements typically use a variable index register relative to the base address.
This Instruction Set and Addressing Modes previous year question is Q14 of the GATE CSE 2026 Set 1 paper. Find more GATE CSE PYQs on Instruction Set and Addressing Modes in Computer Organization and Architecture, or browse all GATE CSE PYQs.
Free diagnostic
Where do you stand for GATE?
Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Instruction Set and Addressing Modes PYQs now with no account.
One GATE CSE PYQ every morning
An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.
Instruction Set and Addressing Modes in GATE CSE
Instruction Set and Addressing Modes has 19 GATE CSE PYQs across 15 papers from 2011 to 2026. 6 of them are 1-mark MCQs like this one, and GATE CSE 2026 Set 1 has 2.
How GATE tests Instruction Set and Addressing ModesMore from GATE CSE 2026 Set 1
- Q16Which one of the following dependencies among the register operands of different instructions can cause a data hazard in a pipelined processor?MCQ1 markEasy
- Q12Consider 4 × 4 matrices with their elements from {0, 1}. The number of such matrices with even number of 1s in every row and every column isMCQ1 markMedium
- Q17Consider the following recurrence relations: For all n > 1, T1(n) = 4T1 ((n)/(2) ) + T2(n) T2(n) = 5T2 ((n)/(4) ) + (log2 n) Assume that for all n ≤ 1, T1(n) =…MCQ1 markMedium
- Q11An urn contains one red ball and one blue ball. At each step, a ball is picked uniformly at random from the urn, and this ball together with another ball of th…MCQ1 markMedium
Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.