GateAI
Cache Memory and Hierarchy

GATE CSE 2019 · Q1

MCQ1 markEasy

Time

A certain processor uses a fully associative cache of size 16 kB. The cache block size is 16 bytes. Assume that the main memory is byte addressable and uses a 32-bit address. How many bits are required for the TagTag and the IndexIndex fields respectively in the addresses generated by the processor?

Select one answerSingle correct

Pick an option to check

Solution

Step-by-step verified solution

Official answer: D) 28 bits and 0 bits

Cache Memory and Hierarchy

To determine the bits for each field:

  1. Block Offset (Byte Offset): The block size is 16 bytes=24 bytes16\text{ bytes} = 2^4\text{ bytes}, so the block offset requires:

    log⁡2(16)=4 bits\log_2(16) = 4\text{ bits}
  2. Index Bits: In a fully associative cache, any memory block can be placed in any cache line. Effectively, there is only 11 set containing all lines. Therefore, no index bits are required:

    Index bits=0\text{Index bits} = 0
  3. Tag Bits: Given a 3232-bit physical address:

    Tag bits=Address bits−Block offset bits−Index bits=32−4−0=28 bits\text{Tag bits} = \text{Address bits} - \text{Block offset bits} - \text{Index bits} = 32 - 4 - 0 = 28\text{ bits}

Hence, the TagTag and IndexIndex fields require 28 bits and 0 bits, respectively, matching option (D).

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This Cache Memory and Hierarchy previous year question is Q1 of the GATE CSE 2019 paper. Find more GATE CSE PYQs on Cache Memory and Hierarchy in Computer Organization and Architecture, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Cache Memory and Hierarchy PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

Cache Memory and Hierarchy in GATE CSE

Cache Memory and Hierarchy has 47 GATE CSE PYQs across 23 papers from 2011 to 2026. 4 of them are 1-mark MCQs like this one, and GATE CSE 2019 has 2.

How GATE tests Cache Memory and Hierarchy

More from GATE CSE 2019

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2019 · Q1 · MCQ

A certain processor uses a fully associative cache of size 16 kB. The cache block size is 16 bytes. Assume that the main memory is byte addressable and uses a 32-bit address. How many bits are required for the Tag and the Index fields respectively in the addresses generated by the processor?

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.