Consider the following sequence of micro-operations. MBR PC MAR X PC Y Memory MBR Which one of the following is a possible operation performed by this sequence?
Topic-wise GATE CS PYQs with verified steps
GATE CSE 2013 · Q28
Time
Select one answerSingle correct
Solution
Official answer: D) Initiation of interrupt service
I/O Interface, Interrupts and DMALet us analyze the micro-operations step-by-step:
: The current content of the Program Counter (PC), which is the return address, is moved to the Memory Buffer Register (MBR).
: A memory location (such as a stack pointer or reserved vector address) is loaded into the Memory Address Register (MAR).
: The starting address of the Interrupt Service Routine (ISR) is loaded into the PC.
: The return address stored in MBR is saved to memory at address .
This sequence of saving the return address and branching to the ISR address is the standard procedure for the Initiation of interrupt service.
Hence, option (D) is correct.
Try the question first, then check your work.
Examiner trap
The sequence saves the current Program Counter (return address) into memory and loads a new address into the Program Counter.
This I/O Interface, Interrupts and DMA previous year question is Q28 of the GATE CSE 2013 paper. Find more GATE CSE PYQs on I/O Interface, Interrupts and DMA in Computer Organization and Architecture, or browse all GATE CSE PYQs.
Free diagnostic
Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related I/O Interface, Interrupts and DMA PYQs now with no account.
An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.
I/O Interface, Interrupts and DMA has 13 GATE CSE PYQs across 12 papers from 2011 to 2026. 2 of them are 2-mark MCQs like this one, and it is the only one in GATE CSE 2013.
How GATE tests I/O Interface, Interrupts and DMAIndependent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.