GateAI
I/O Interface, Interrupts and DMA

GATE CSE 2016 Set 1 · Q31

NAT2 marksMedium

Time

The size of the data count register of a DMA controller is 16 bits. The processor needs to transfer a file of 29,154 kilobytes from disk to main memory. The memory is byte addressable. The minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is _________.

Your answerNumerical answer

Enter a value to check

Solution

Step-by-step verified solution

Official answer: 456

I/O Interface, Interrupts and DMA
  1. Maximum Data Transfer per DMA Operation: The data count register of the DMA controller has a size of 16 bits. Since the memory is byte addressable, a 16-bit register can count up to:

    216=65,536 bytes=64 KB2^{16} = 65,536\text{ bytes} = 64\text{ KB}
  2. Total File Size to be Transferred:

    File Size=29,154 KB\text{File Size} = 29,154\text{ KB}
  3. Minimum Number of DMA Transfers:

    Number of transfers=⌈29,154 KB64 KB⌉=⌈455.53125⌉=456\text{Number of transfers} = \left\lceil \frac{29,154\text{ KB}}{64\text{ KB}} \right\rceil = \lceil 455.53125 \rceil = 456

Each DMA transfer requires obtaining control of the system bus from the processor once. Therefore, the DMA controller needs to get control of the system bus a minimum of 456 times.

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This I/O Interface, Interrupts and DMA previous year question is Q31 of the GATE CSE 2016 Set 1 paper. Find more GATE CSE PYQs on I/O Interface, Interrupts and DMA in Computer Organization and Architecture, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related I/O Interface, Interrupts and DMA PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

I/O Interface, Interrupts and DMA in GATE CSE

I/O Interface, Interrupts and DMA has 13 GATE CSE PYQs across 12 papers from 2011 to 2026. This is the only 2-mark NAT question among them, and it is the only one in GATE CSE 2016 Set 1.

How GATE tests I/O Interface, Interrupts and DMA

More from GATE CSE 2016 Set 1

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2016 Set 1 · Q31 · NAT

The size of the data count register of a DMA controller is 16 bits. The processor needs to transfer a file of 29,154 kilobytes from disk to main memory. The memory is byte addressable. The minimum number of times the DMA controller needs to get the control of the system bus from the processor to transfer the file from the disk to main memory is …

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.