GateAI
Cache Memory and Hierarchy

GATE CSE 2024 Set 1 · Q53

MSQ2 marksMedium

Time

Consider two set-associative cache memory architectures: **WBC**, which uses the write back policy, and **WTC**, which uses the write through policy. Both of them use the LRU (Least Recently Used\textit{Least Recently Used}) block replacement policy. The cache memory is connected to the main memory. Which of the following statements is/are TRUE?

Select all that applyOne or more correct

Pick every correct option

Solution

Step-by-step verified solution

Official answer: B) A read miss in WTC never triggers a write back operation of a cache block to main memory; C) A write hit in WBC can modify the value of the dirty bit of a cache block

Cache Memory and Hierarchy

Let us analyze each statement:

  • (A) is False: In a write-back cache (WBC), when a read miss occurs and the set is full, the least recently used (LRU) block is selected as the victim. If this victim block has been modified (dirty bit is set), it must be written back to the main memory before being replaced. Therefore, a read miss in WBC can evict a dirty block.

  • (B) is True: In a write-through cache (WTC), every write operation updates both the cache and the main memory simultaneously. Thus, no cache block ever remains dirty, and replacing an existing block never requires writing it back to the main memory.

  • (C) is True: In WBC, when a write hit occurs on a clean cache block (dirty bit = 00), the data in the cache is updated and its dirty bit is set to 11. Thus, a write hit can modify the value of the dirty bit.

  • (D) is False: In WTC, cache blocks are always consistent with main memory, so a victim block does not need to be written to main memory upon eviction.

Hence, statements B and C are TRUE.

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This Cache Memory and Hierarchy previous year question is Q53 of the GATE CSE 2024 Set 1 paper. Find more GATE CSE PYQs on Cache Memory and Hierarchy in Computer Organization and Architecture, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Cache Memory and Hierarchy PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

Cache Memory and Hierarchy in GATE CSE

Cache Memory and Hierarchy has 47 GATE CSE PYQs across 23 papers from 2011 to 2026. 3 of them are 2-mark MSQs like this one, and GATE CSE 2024 Set 1 has 4.

How GATE tests Cache Memory and Hierarchy

More from GATE CSE 2024 Set 1

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2024 Set 1 · Q53 · MSQ

Consider two set-associative cache memory architectures: WBC, which uses the write back policy, and WTC, which uses the write through policy. Both of them use the LRU ( Least Recently Used) block replacement policy. The cache memory is connected to the main memory. Which of the following statements is/are TRUE?

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.