GateAI
Instruction Pipelining

GATE CSE 2015 Set 3 · Q51

NAT2 marksMedium

Time

Consider the following reservation table for a pipeline having three stages S1,S2S_1, S_2 and S3S_3. The minimum average latency (MAL) is _______.

GATE CSE 2015 Set 3 Q51 diagram

Your answerNumerical answer

Enter a value to check

Solution

Step-by-step verified solution

Official answer: 3

Instruction Pipelining

To determine the Minimum Average Latency (MAL) from the reservation table:

  1. Identify Forbidden Latencies (FF):

    • Stage S1S_1 is used at time steps 1 and 5: latency 5−1=45 - 1 = 4.

    • Stage S2S_2 is used at time steps 2 and 4: latency 4−2=24 - 2 = 2.

    • Stage S3S_3 is used only at time step 3: no collision.

    • Set of forbidden latencies: F={2,4}F = \{2, 4\}.

  2. Initial Collision Vector (CC):

    • Since the maximum forbidden latency is 4:

    C=(c4,c3,c2,c1)=(1,0,1,0)C = (c_4, c_3, c_2, c_1) = (1, 0, 1, 0)
  3. State Transition Diagram / Simple Cycles:

    • From state (1010)2(1010)_2:

      • Allowed latency 1: ((1010)≫1)∨(1010)=(0101)∨(1010)=(1111)2((1010) \gg 1) \lor (1010) = (0101) \lor (1010) = (1111)_2.

        • From (1111)2(1111)_2, only latencies ≥5\ge 5 are allowed, leading back to (1010)2(1010)_2. Cycle: (1,5)(1, 5) with average latency 1+52=3\frac{1 + 5}{2} = 3.

      • Allowed latency 3: ((1010)≫3)∨(1010)=(0001)∨(1010)=(1011)2((1010) \gg 3) \lor (1010) = (0001) \lor (1010) = (1011)_2.

        • From (1011)2(1011)_2, latency 3 gives ((1011)≫3)∨(1010)=(1011)2((1011) \gg 3) \lor (1010) = (1011)_2. Constant cycle: (3)(3) with average latency 33.

  4. Minimum Average Latency (MAL):

    • Both simple cycles (3)(3) and (1,5)(1, 5) yield an average latency of 33.

    • Hence, MAL=3\text{MAL} = 3.

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This Instruction Pipelining previous year question is Q51 of the GATE CSE 2015 Set 3 paper. Find more GATE CSE PYQs on Instruction Pipelining in Computer Organization and Architecture, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Instruction Pipelining PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

Instruction Pipelining in GATE CSE

Instruction Pipelining has 25 GATE CSE PYQs across 20 papers from 2011 to 2026. 16 of them are 2-mark NAT questions like this one, and GATE CSE 2015 Set 3 has 2.

How GATE tests Instruction Pipelining

More from GATE CSE 2015 Set 3

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2015 Set 3 · Q51 · NAT

Consider the following reservation table for a pipeline having three stages S1, S2 and S3. The minimum average latency (MAL) is …

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.