GateAI
Instruction Pipelining

GATE CSE 2021 Set 1 · Q53

NAT2 marksEasy

Time

A five-stage pipeline has stage delays of 150, 120, 150, 160 and 140 nanoseconds. The registers that are used between the pipeline stages have a delay of 5 nanoseconds each. The total time to execute 100 independent instructions on this pipeline, assuming there are no pipeline stalls, is _____ nanoseconds.

Your answerNumerical answer

Enter a value to check

Solution

Step-by-step verified solution

Official answer: 17160

Instruction Pipelining

To find the total execution time on the pipeline:

  1. Determine the clock cycle time (tclkt_{\text{clk}}): The clock period is determined by the maximum stage delay plus the register delay (overhead):

    tclk=max⁡(150,120,150,160,140)+5=160+5=165 nst_{\text{clk}} = \max(150, 120, 150, 160, 140) + 5 = 160 + 5 = 165\text{ ns}
  2. Calculate the total time for nn instructions: For a kk-stage pipeline executing nn instructions with no stalls:

    Total Cycles=k+n−1\text{Total Cycles} = k + n - 1

    Given k=5k = 5 stages and n=100n = 100 instructions:

    Total Cycles=5+100−1=104 cycles\text{Total Cycles} = 5 + 100 - 1 = 104\text{ cycles}
  3. Calculate the total execution time:

    Total Time=Total Cycles×tclk=104×165 ns=17160 ns\text{Total Time} = \text{Total Cycles} \times t_{\text{clk}} = 104 \times 165\text{ ns} = 17160\text{ ns}

Thus, the total time required is 17160 nanoseconds.

Try the question first, then check your work.

Think the official key or this write-up is wrong?

Report error or challenge

Examiner trap

The misconception this question tests

This Instruction Pipelining previous year question is Q53 of the GATE CSE 2021 Set 1 paper. Find more GATE CSE PYQs on Instruction Pipelining in Computer Organization and Architecture, or browse all GATE CSE PYQs.

Free diagnostic

Where do you stand for GATE?

Take the 20-minute diagnostic: the 3 topics that cost you the most marks, and a rank range. Or sit 5 related Instruction Pipelining PYQs now with no account.

One GATE CSE PYQ every morning

An official question by email at 7 AM IST, with a link to its verified solution. Unsubscribe in one click.

Instruction Pipelining in GATE CSE

Instruction Pipelining has 25 GATE CSE PYQs across 20 papers from 2011 to 2026. 16 of them are 2-mark NAT questions like this one, and it is the only one in GATE CSE 2021 Set 1.

How GATE tests Instruction Pipelining

More from GATE CSE 2021 Set 1

Share this solution

A plain-text card for WhatsApp or Telegram study groups.

GateAI solution cardGATE CSE 2021 Set 1 · Q53 · NAT

A five-stage pipeline has stage delays of 150, 120, 150, 160 and 140 nanoseconds. The registers that are used between the pipeline stages have a delay of 5 nanoseconds each. The total time to execute 100 independent instructions on this pipeline, assuming there are no pipeline stalls, is … nanoseconds.

Topic-wise GATE CS PYQs with verified steps

Independent practice explanation verified by the GateAI team. GATE is conducted by the IITs; question text follows the official paper.